We investigate the use of a lateral IMPAT? diode built in 0.25" CMOS technology as a high frequency power source. These diodes are monolithically integrated in coplanar waveguides and characterized by S-parameter measurements from 40 MHz to 110 GHz. These measurements show excellent agreement with predictions of theoretical models. To our knowledge, this is the first such structure built in a standard CMOS technology.
Introduction
There is presently significant interest in developing low cost millimeter-wave systems for applications ranging from communications to automobile anti-collision radar systems. CMOS technologies are particularly appealing from a cost : reduction and systems integration standpoint. However, these systems typically operate at frequencies beyond currently achievable CMOS transistor fT, rendering conventional CMOS circuit techniques useless. As such, in this work we have investigated the use of a lateral IMPATT (IMPact Avalanche Transit Time) diode as a high frequency (e.g. 77GHz) power source, built in a conventional 0.25pm CMOS technology.
IMPATT diodes offer some of the highest available output powers for semiconductor devices operating at microwave and millimeter wave frequencies. Originally developed in 1958 [I] , various IMPATT diode structures have been reported over the years. These include mesa; planar, distributed, and lateral structures [2] . However, all of these stmctures, whether vertical or horizontal, require special fabrication techniques and process modifications to achieve the desired performance. The basic theory was well described by Read [ l ] in his original paper. In addition, Sze [31 and DeLoach [4] have reviewed the theory in the light of experimental results. Briefly, an IMPATT diode consists of three regions, an avalanche breakdown region, drift region and inactive region as shown in Fig. I .
An IMPATT is biased into reverse breakdown, and a frequency-dependent negative resistance arises from phase delay between the current and voltage waveforms in the device.
Maximum output power is facilitated by arranging for V and I to he out of phase with one another by an angle of 180". The first 90" of phase shift is achieved within the avalanche region. The remaining 90" is obtained by adjusting the drift region length.
Device Structure a n d Properties
For our design, the p' , n, and n' regions of the IMPATT diode ( Fig. I ) are implemented using standard source/drain, n-well, and ohmic contact diffusion regions, respectively. The dimensions of the diode tested (0.5pn x 100pm) are based on two considerations: ( I ) reducing the resistance of the inactive region by increasing the diode width while also keeping it helow a q u m e r wavelength to minimize any resonance or phasing problems, and (2) increasing the power efficiency by reducing the junction area and hence the junction capacitance. Designing IMPATT diodes in standard CMOS technology reveals the importance of the n-well impurity concentration as a key factor in controlling all of the critical design parameters: breakdown voltage (Fig. 2) ; avalanche frequency; and avalanche, drift, and inactive region lengths. Accounting for the vertical impurity concentration gradient of the n-well (lowest at the surface) and spherical junction effects, and based on the measured breakdown voltage (9V for ImA reverse current) we may extract the doping profile of the n-well [3]. Additionally, the retrograde diffusion profile affects the area of the junction capacitance before and after breakdown. With the reverse bias voltage less than the breakdown value, the junction capacitance decreases as the voltage increases (Fig. 3) . This figure is obtained by averaging five measurements at each bias voltage. 
RF Measurements
These diodes have been monolithically integrated in coplanar waveguides (Fig. 4) and characterized by S-parameter measurements from 40 MHz to 110 GHz. By carefully designing the Ground-Signal-Ground (GSG) pad we are able to mitigate the undesired oscillations that typically disturb S-parameter measurements of IMPATT diodes. (G&H Model) was constructed. As seen, the model's impedance profile matches the measured data closely (Fig. 5) . 
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Results and Discussion
As shown in Table 1 , the ratio of the avalanche frequency to the square root of the bias current decreases slightly instead of remaining constant. This is caused by the temperature increase due to increasing bias current. This increase in temperature causes the saturation drift velocity and the ionization constant to decrease (Fig. 6) . Additionally, Table I shows that the avalanche frequency increases with increasing bias cvrrent (Fig. 7) . This is as expected and furthermore provides a convenient means for tuning the IMPATT diode. 
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Conclusion
Once the methodology is understood (Fig. 8) these devices can be designed in any standard CMOS technology that has an n-well with impurity concentration less than about 5~1 0 " c m~~. Above this approximate upper limit on impurity concentration, tunneling effects begin to dominate the breakdown process, preventing avalanching. Within that limit, the selection of process technology should be based on the desired operating frequency as it is directly proportional to the n-well impurity concentration. These devices appear well suited for use in millimeterwave integrated circuits where minimum cost and high integration are valued. 
